Reliability, EMC, Safety and StandardsIntroductionPower-electronic converters are often judged by efficiency, power density, dynamic response and cost. In industrial, transportation, medical, renewable-energy and aerospace systems, however, these attributes are insufficient unless the converter operates reliably, does not disturb other equipment, remains safe under normal and abnormal conditions, and satisfies applicable standards. Reliability, electromagnetic compatibility (EMC), safety and standards are therefore not post-design compliance activities; they are design disciplines that influence topology, switching frequency, packaging, thermal management, control, insulation, testing and maintenance. A power converter is a multi-domain system. Electrical stress interacts with thermal stress, mechanical construction, insulation, software, manufacturing quality and the surrounding electromagnetic environment. A failure may originate in a semiconductor but be caused by excessive junction temperature, inadequate gate-drive immunity, contamination, vibration, a poorly controlled transient or an unsuitable protection strategy. Consequently, postgraduate analysis must move beyond component ratings and consider system-level failure mechanisms and verification evidence. Learning objectivesAfter studying this chapter, the reader should be able to: - Distinguish reliability, availability, maintainability, safety and EMC.
- Model failure probability, failure rate, mean time to failure and series-system reliability.
- Identify dominant power-electronic failure mechanisms and apply FMEA, fault-tree analysis and derating.
- Explain conducted and radiated emissions, immunity, common-mode current and grounding strategies.
- Design safety measures involving insulation, touch voltage, fault energy, protection and safe discharge.
- Interpret the roles of international, regional and product-family standards.
- Construct a verification plan linking hazards, requirements, tests and evidence.
1. Reliability as a system propertyReliability is the probability that an item performs its required function for a specified time under stated conditions. It is not the same as durability or quality. Quality concerns conformity at manufacture; reliability concerns continued operation; durability concerns resistance to wear; availability also includes restoration after failure. For a non-repairable item, reliability is R(t) = P(T > t) = 1 - F(t) where T is the random time to failure, F(t) is the cumulative failure distribution, and R(t) is dimensionless. The probability density is f(t) = dF(t)/dt, and the hazard or instantaneous failure rate is λ(t) = f(t)/R(t) The unit of λ is inverse time, commonly failures per hour. This expression is meaningful only with a defined population, mission profile and failure criterion. 1.1 Exponential model and its limitationsIf the failure rate is constant, the exponential model gives R(t) = e^(−λt) and the mean time to failure is MTTF = 1/λ This model is useful for random failures during the approximately flat portion of a bathtub curve. It is not generally valid during early-life manufacturing defects or wear-out caused by ageing. For a mission time tm, the probability of failure is 1 − e^(−λtm). The bathtub curve is commonly interpreted as three regions: decreasing early-life failure rate, approximately constant random failure rate, and increasing wear-out failure rate. Power semiconductors, capacitors, fans, solder joints and insulation may occupy different regions simultaneously. A converter can therefore have no single meaningful failure rate independent of temperature, load, environment and mission profile. 1.2 Series and parallel systemsFor statistically independent series elements, the system works only when every element works: Rs(t) = ∏[i=1 to n] Ri(t) For two independent parallel-redundant elements, the system fails only if both fail: Rp(t) = 1 − [1 − R1(t)][1 − R2(t)] These expressions assume independence and identical mission conditions. Real redundancy may be defeated by common-cause failures such as a shared dc bus, heat sink, controller, software defect or cooling fan. For constant rates, a series system has approximately λs = ∑λi when rates are small and failures are independent. This approximation is useful for comparing design alternatives, but it should not be used to conceal common-cause or dependent failures. 1.3 Reliability, availability and maintainabilityAvailability is the probability that a repairable system is operational when required. A useful steady-state approximation is A ≈ MTBF/(MTBF + MTTR) where MTBF is mean time between failures and MTTR is mean time to repair. The equation assumes statistically stable repairable operation and excludes logistics delays unless MTTR is defined to include them. A design with high reliability but difficult replacement can have poor availability. Conversely, modular construction, diagnostics and accessible service points can improve availability without changing intrinsic component reliability. 2. Failure mechanisms in power converters2.1 Semiconductor failurePower MOSFETs, IGBTs, diodes and wide-bandgap devices are exposed to electrical, thermal and mechanical stresses. Important mechanisms include: - excessive junction temperature and thermal cycling;
- avalanche or unclamped inductive switching;
- short-circuit stress and current crowding;
- gate-oxide or gate-emitter dielectric damage;
- bond-wire lift-off and metallization fatigue;
- package delamination and die attach fatigue;
- cosmic-ray or high-field effects in high-voltage devices;
- false turn-on caused by Miller capacitance and common-source inductance.
The device data sheet limits are not design targets. Voltage, current, junction temperature, switching energy, gate voltage and short-circuit duration must be evaluated over tolerance and transient conditions. 2.2 CapacitorsElectrolytic capacitors are strongly affected by ripple current, ambient temperature and electrolyte evaporation. Film capacitors can experience dielectric self-healing, capacitance loss and insulation degradation. Ceramic capacitors may suffer cracking under board flexure and dc-bias capacitance reduction. The ripple-current heating can be estimated by PESR = Irms² RESR where Irms is capacitor ripple current in amperes and RESR is equivalent series resistance in ohms. The result is in watts. The equation assumes the ESR model is adequate at the relevant frequency; high-frequency impedance may require a frequency-dependent model. 2.3 Thermal and interconnection failureA simplified thermal chain is Tj = Ta + Ploss R_θJA where Tj is junction temperature, Ta ambient temperature, Ploss dissipated power in watts and R_θJA junction-to-ambient thermal resistance in °C/W. For a mounted module, a more useful chain is Tj = Tc + Ploss R_θJC where Tc is case temperature and R_θJC is junction-to-case thermal resistance. These steady-state equations do not predict transient thermal cycling or heat-spreader spreading resistance unless the complete thermal network is included. Repeated temperature swings create mechanical strain because semiconductor, solder, substrate and heat-sink materials have different coefficients of thermal expansion. A common empirical life model has the form Nf = C(∆Tj)^−m where Nf is cycles to failure, ∆Tj is junction-temperature swing, and C and m are experimentally fitted constants. The equation is not universal; coefficients must come from an appropriate package, test method and mission profile. 2.4 Insulation, contamination and environmentHumidity, condensation, salt, dust and conductive contamination reduce surface insulation resistance and can promote tracking or partial discharge. Altitude reduces air density and may reduce cooling and clearance performance. Vibration and shock fatigue busbars, terminals, solder joints and connectors. Reliability predictions must therefore specify temperature, humidity, altitude, vibration, load profile, switching frequency, maintenance and storage conditions. 3. Reliability engineering methods3.1 Requirements and mission profileReliability begins with a quantitative requirement: for example, allowable probability of mission failure, service life, operating hours, repair interval or availability. The mission profile should specify input-voltage distribution, output power, overload duration, ambient temperature, cooling state, switching frequency, duty cycle, start-stop cycles and environmental exposure. A lifetime model based only on rated power is inadequate. Two converters with equal average power may have very different lifetimes if one experiences frequent thermal cycles or high peak current. 3.2 FMEA and FMECAFailure Modes and Effects Analysis (FMEA) is a bottom-up method. For each function or component, the team identifies failure mode, local effect, system effect, cause, existing controls, detection method and recommended action. FMECA adds criticality assessment. The method is strongest when performed by electrical, thermal, mechanical, control, manufacturing and service specialists together. A numerical risk-priority score may be used internally, but it should not replace engineering judgement. High-severity hazards deserve control even if occurrence is low. Detection difficulty is particularly important for latent insulation and protection failures. 3.3 Fault-tree analysisFault-tree analysis (FTA) is top-down. A hazardous top event, such as “dc-link remains energized after shutdown,” is decomposed through logical AND and OR relationships into basic events. If basic events are independent, an OR combination has probability approximately equal to the sum of small event probabilities, while an AND combination is their product. Independence must be justified; common power supplies and shared sensors often invalidate it. 3.4 Derating and design marginDerating reduces stress below the maximum rating. It may involve semiconductor voltage and current, capacitor ripple current, magnetic flux density, resistor power, connector current, insulation voltage and thermal limits. Derating is not a substitute for transient analysis: a device rated at 1,200 V may still fail from a short overshoot if the transient is repetitive or avalanche energy is excessive. Good practice includes worst-case tolerance analysis, design-for-test points, independent protection paths, controlled fault injection and accelerated life testing that preserves relevant failure physics. 4. Electromagnetic compatibilityEMC is the ability of equipment to function satisfactorily in its electromagnetic environment without introducing intolerable electromagnetic disturbance to anything in that environment. It has two complementary dimensions: - emissions: disturbance generated by the converter;
- immunity: ability to continue operating when exposed to disturbance.
EMC is a system property involving source, coupling path and victim. Reducing source amplitude is often preferable, but changing the coupling path or improving victim immunity may be more economical. 4.1 Conducted and radiated emissionsConducted emissions travel through input, output, protective-earth and signal conductors. They may be differential-mode, flowing between conductors, or common-mode, flowing in the same direction on multiple conductors with a return through parasitic capacitance or earth. Radiated emissions arise when rapidly changing voltages and currents excite structures that behave as antennas. A fast switching node has high dV/dt, while a commutation loop has high dI/dt. Parasitic inductance produces voltage VL = Lp (di/dt) where Lp is parasitic inductance in henries and di/dt is current slew rate in amperes per second. This equation explains why compact commutation loops reduce overshoot and ringing. Displacement current through a parasitic capacitance is IC = Cp (dv/dt) where Cp is parasitic capacitance in farads. Common-mode current is often dominated by capacitance from a switching heat sink or motor winding to chassis, so mechanical mounting and cable shielding can be as important as the electrical filter. 4.2 EMC control hierarchyA robust design uses several coordinated measures: - Source control: reduce unnecessary slew rate, ringing and switching-node area; use suitable gate resistance, soft switching or active gate control.
- Impedance control: provide low-inductance dc-link decoupling and avoid resonant filter interactions.
- Path control: use common-mode chokes, differential inductors, feedthrough capacitors, shielding and controlled return paths.
- Victim control: separate analog and power circuits, filter sensor inputs, use differential signalling and provide hysteresis or digital validation.
- Layout control: minimize high-di/dt loops, maintain a deliberate current-return plane and place bypass components at the switching cell.
Filters must be damped where necessary. An undamped input filter can interact with converter input impedance and create instability. The filter must also survive inrush, fault current, dc bias, temperature and safety certification requirements. 4.3 Immunity and functional performanceImmunity tests may include electrostatic discharge, electrical fast transients, surge, conducted radio-frequency disturbance, radiated radio-frequency fields, voltage dips and interruptions. Passing requires a defined performance criterion. A temporary display disturbance may be acceptable in one product, whereas unintended gate activation, loss of isolation or uncontrolled restart is unacceptable in a safety-critical drive. Control software should detect implausible measurements, reject short transients where appropriate, and move to a defined safe state. However, filtering must not delay overcurrent or desaturation protection beyond the device short-circuit withstand time. 5. Electrical and functional safetySafety concerns prevention of electric shock, fire, explosion, mechanical injury, thermal burns, hazardous motion and unacceptable energy release. Functional safety additionally addresses whether a control system performs a safety function when demanded, such as disabling torque or preventing gate drive after a fault. 5.1 Hazard analysisA practical safety analysis identifies energy sources, accessible conductive parts, foreseeable misuse, single faults, maintenance activities and residual hazards. The sequence is: - define intended use and reasonably foreseeable misuse;
- identify hazards and hazardous events;
- estimate severity and likelihood;
- implement inherently safe design;
- add safeguarding and protective devices;
- provide warnings, instructions and verification.
Risk reduction should prioritize eliminating the hazard or reducing energy before relying on labels or operator behaviour. 5.2 Insulation coordinationInsulation design uses working voltage, transient overvoltage, pollution degree, material group, altitude, clearance, creepage and required withstand voltage. Clearance is the shortest distance through air; creepage is the shortest distance along an insulating surface. They address different physical mechanisms and cannot be substituted casually. Basic insulation provides protection against electric shock under normal operation. Reinforced insulation provides protection equivalent to two independent insulation systems. Functional insulation is necessary for operation but is not necessarily shock protection. Protective separation, barriers, interlocks and controlled discharge must be verified under tolerances and foreseeable damage. 5.3 Stored energy and dischargeThe energy stored in a capacitor is EC = ½CV² where C is capacitance in farads and V voltage in volts, giving energy in joules. For a resistor-discharge circuit, assuming an initially charged capacitor and a constant resistor, V(t) = V0 e^(−t/RC) where R is resistance in ohms and t is time in seconds. The time constant is τ = RC. Real converters may have multiple capacitors, leakage paths, contactors and active discharge circuits, so measured decay and worst-case tolerances are required. Worked example. A 2.2 mF dc-link capacitor is charged to 400 V. Its stored energy is EC = ½ × 0.0022 × 400² = 176 J. If a 10 kΩ discharge resistor is connected, τ = RC = 10,000 × 0.0022 = 22 s. After 5τ, the ideal voltage is about 0.67% of its initial value, approximately 2.7 V. The initial resistor power is V²/R = 400²/10,000 = 16 W, so the resistor must tolerate the pulse energy and temperature rise. The calculation assumes a constant resistor, ideal switching and no other circuit paths. 5.4 Earthing, bonding and protectionProtective bonding provides a low-impedance path for fault current so that protective devices disconnect promptly and accessible metal remains near earth potential. Protective devices include fuses, circuit breakers, current limiting, insulation monitoring, residual-current protection, overtemperature protection, interlocks and emergency-stop functions. The protective-earth conductor must not be treated as a convenient signal return. High-frequency currents may require intentional chassis bonding and controlled common-mode paths, while low-frequency fault currents require safety-rated mechanical and electrical continuity. 5.5 Functional safety and fail-safe behaviourA safety function should have a defined safe state, fault response time, diagnostic coverage and proof-test strategy. Examples include gate-drive inhibit, contactor opening, regenerative-braking limitation and prevention of automatic restart. Redundant channels are valuable only when they are sufficiently independent and common-cause failures are controlled. Software diagnostics, watchdogs and plausibility checks complement—but do not replace—hardware protection for very fast faults. 6. Standards and conformityStandards provide agreed terminology, test methods, limits, construction rules and evidence expectations. They do not eliminate engineering responsibility. The applicable set depends on product type, voltage, installation, location, emissions environment, safety category and market. Important standards families commonly encountered in power electronics include: | Area | Typical standards family or instrument | Purpose |
|---|
| EMC emissions and immunity | IEC 61000 series | Test environments, limits and immunity methods | | Adjustable-speed drives | IEC 61800 series | Drive requirements, EMC and safety-related performance | | Power converters and systems | IEC 62477 series | Safety requirements for power electronic converter systems | | Functional safety | IEC 61508 and sector adaptations | Safety lifecycle, integrity and systematic failure control | | Machinery safety | ISO 13849 or IEC 62061, where applicable | Safety-related control systems | | Measurement and laboratory practice | Applicable CISPR, IEC and regional rules | Measurement methods, detectors and test configurations | | Product compliance | Regional legislation and certification schemes | Market access, declarations and technical files |
The exact edition and national adoption must be checked before testing. A generic EMC standard may not apply if a product-specific standard exists. Test-house reports should state equipment configuration, cable lengths, loads, operating modes, detector settings, environmental conditions, uncertainty and deviations. 6.1 Compliance engineering workflowA defensible workflow is: - determine intended market and product classification;
- identify legally mandatory requirements and voluntary consensus standards;
- create a compliance matrix mapping each requirement to design evidence and test;
- define representative worst-case operating modes;
- perform pre-compliance testing early;
- correct design, not merely test setup;
- complete accredited or recognized testing where required;
- maintain a technical file, risk assessment, drawings, software records, declarations and change history.
Compliance is configuration-specific. Changing switching frequency, cable length, enclosure material, firmware, filter components or motor type can invalidate earlier evidence. 7. Integrated design and verificationReliability, EMC and safety interact. A larger heatsink may improve reliability but increase parasitic capacitance and common-mode current. A stronger EMC filter may increase leakage current, inrush and stress on protective devices. A slower gate transition may reduce emissions but increase switching loss and junction temperature. A protective resistor may reduce fault energy but compromise efficiency. These trade-offs should be resolved through quantified design reviews rather than isolated discipline checks. A useful verification matrix contains the following columns: requirement, hazard or failure mechanism, acceptance criterion, operating condition, instrumentation, test method, responsible engineer, evidence location and disposition of deviations. Tests should include normal operation, startup, shutdown, overload, short circuit where permitted, abnormal input, loss of cooling, sensor failure, communication loss, earth fault and recovery from interruption. Instrumentation itself can corrupt EMC measurements or create unsafe conditions. Use appropriately rated differential probes, isolated current probes, correctly bonded test fixtures and calibrated equipment. Probe ground leads can introduce large loops and false ringing. Oscilloscope measurements must respect common-mode voltage and insulation ratings. 8. Illustrative case: 50 kW three-phase motor driveBackgroundConsider an illustrative 50 kW, 690 V dc-link, three-phase inverter driving an industrial induction motor. The design uses silicon-carbide MOSFET modules, a metal enclosure, a liquid-cooled cold plate and a long shielded motor cable. The target service life is ten years with frequent acceleration and regenerative braking. ProblemPrototype tests show three symptoms: intermittent gate-driver resets during motor-cable switching, excessive common-mode current causing residual-current protection trips, and a predicted power-module lifetime below the requirement because of large thermal cycles. AnalysisThe long cable and motor parasitic capacitance provide a return path for displacement current. The fast switching edges increase IC = Cp dv/dt. The gate-driver reset is associated with common-source inductance, inadequate local decoupling and ground-bounce coupling into the isolated control supply. Thermal logs show high junction-temperature swings during repeated acceleration rather than excessive steady-state temperature. An FMEA identifies loss of gate control, unintended pulse generation, insulation stress, nuisance protective trips and module fatigue as high-priority effects. FTA for “uncontrolled motor torque” includes control-supply undervoltage, false turn-on, processor failure and desaturation-protection failure. The analysis distinguishes independent channels from shared dc-link and cooling faults. Approach and solutionThe design team adopts a compact laminated commutation path, places high-frequency gate-loop capacitors at the module, adds a carefully selected gate resistor and Miller clamp, and improves isolation between power return and control reference. A common-mode choke and motor-end shaft-grounding strategy are evaluated together with the cable shield termination. The filter is checked for leakage current, resonance and thermal rating. A mission-profile thermal model replaces a single average-power calculation. The cooling controller is changed to limit rapid temperature excursions, and switching frequency is reduced only during high-current transients. Solder and module fatigue estimates are recalculated using measured temperature cycles. Independent hardware desaturation protection remains faster than the supervisory controller. OutcomeIn the illustrative validation, gate-driver resets disappear in immunity and motor-cable tests, residual-current trips fall below the specified threshold, and the predicted module life exceeds the ten-year target with margin. Final compliance testing is performed using the production enclosure, firmware, cable arrangement and motor load. The result demonstrates that EMC, reliability and safety cannot be solved independently. Learning points- Fast switching improves efficiency but increases parasitic-current and insulation challenges.
- Common-mode paths must be designed deliberately rather than eliminated accidentally.
- Mission-profile thermal cycling can dominate lifetime even when average temperature is acceptable.
- Protection must be layered: fast hardware action, controlled software response and safe energy isolation.
- Compliance evidence must represent the final configuration.
9. Contemporary developments and critical considerationsWide-bandgap devices increase switching speed, reduce conduction loss and enable higher power density, but they magnify layout, insulation, measurement and EMC sensitivity. Advanced gate drivers now provide desaturation detection, active Miller clamping, soft shutdown, health monitoring and isolated communications. These features improve observability but add software, configuration and common-cause considerations. Digital twins and physics-of-failure models can combine thermal histories, electrical stress and field data to estimate remaining useful life. Machine-learning methods may identify abnormal waveforms, but a prediction is not automatically a safety function. Training-data bias, undocumented model changes, false alarms and cybersecurity threats must be governed. Safety claims should remain traceable to validated requirements and deterministic protective mechanisms. Condition monitoring can measure capacitor equivalent series resistance, thermal impedance, insulation resistance, switching-waveform features and bearing or fan condition. Monitoring is most valuable when it leads to a defined maintenance decision. Collecting data without calibrated thresholds and ownership does not constitute a reliability program. Best-practice checklist- Define reliability, safety and EMC requirements before topology freeze.
- Use a realistic mission profile, including thermal cycles and abnormal events.
- Keep high-di/dt loops compact and provide intentional current-return paths.
- Verify common-mode capacitance, leakage current and filter stability.
- Separate functional, basic, supplementary and reinforced insulation requirements.
- Provide measured dc-link discharge and safe maintenance isolation.
- Use FMEA and FTA together, including common-cause failures.
- Derate components using temperature, transient and manufacturing tolerances.
- Test the final hardware, firmware, cable set and operating modes.
- Preserve traceable configuration, calibration and compliance records.
Chapter SummaryReliability, EMC, safety and standards form an integrated engineering discipline for power-electronic systems. Reliability is a probability of successful function under specified conditions; its analysis requires failure distributions, mission profiles, stress models and consideration of repair and maintenance. Semiconductor, capacitor, thermal-interconnection and insulation mechanisms often dominate converter life. FMEA, FMECA, fault-tree analysis, derating, physics-of-failure modelling and accelerated testing provide complementary reliability tools. EMC concerns both emissions and immunity, and depends on source strength, coupling paths and victim susceptibility. Parasitic inductance and capacitance explain important voltage overshoot and common-mode-current mechanisms. Safety engineering addresses shock, stored energy, fire, hazardous motion, insulation coordination, protective bonding and safe fault response. Capacitor energy and discharge calculations must be supported by measured and worst-case verification. Standards establish requirements and test methods, but conformity remains configuration-specific and requires traceable evidence. The most effective designs resolve reliability, EMC and safety trade-offs early through a requirements-to-test verification matrix. Key TermsReliability: Probability that an item performs its required function for a stated time and conditions. Failure rate: Instantaneous rate of failure conditional on survival to a specified time. MTTF: Mean time to failure of a non-repairable item. MTBF: Mean time between failures in a repairable system. Availability: Probability that a repairable system is operational when required. Mission profile: Time-dependent description of loads, environments and operating modes. Derating: Operating a component below a specified maximum stress or rating. FMEA: Bottom-up analysis of failure modes, effects, causes and controls. Fault-tree analysis: Top-down logical analysis of a defined undesired event. EMC: Ability to function acceptably without causing or suffering unacceptable electromagnetic disturbance. Conducted emission: Electromagnetic disturbance transferred through conductors. Radiated emission: Electromagnetic disturbance transferred through space. Common-mode current: Current flowing in the same direction on multiple conductors with a return through parasitic or intentional paths. Clearance: Shortest distance through air between conductive parts. Creepage: Shortest distance along an insulating surface between conductive parts. Reinforced insulation: Insulation providing protection equivalent to two independent insulation systems. Protective bonding: Low-impedance connection intended to maintain accessible metal near earth potential during faults. Functional safety: Ability of a control system to achieve or maintain a safe state in response to faults or demands. Compliance matrix: Traceable mapping between requirements, evidence, tests and responsible parties. Mission-profile thermal cycling: Repeated temperature variation arising from actual operating duty. Review QuestionsShort Answer Questions- Define reliability and distinguish it from availability.
- What assumptions underlie the exponential reliability model?
- Differentiate conducted emission from radiated emission.
- Explain the distinction between clearance and creepage.
- Why is a mission profile important in converter lifetime estimation?
Long Answer Questions- Explain the principal failure mechanisms in power semiconductors, capacitors and interconnections.
- Describe how FMEA and fault-tree analysis can be used together in a converter safety program.
- Discuss the source–path–victim model of EMC and practical methods for reducing disturbance.
- Explain insulation coordination, protective bonding and dc-link discharge requirements.
- Develop a standards-compliance workflow for an industrial motor drive.
Analytical / Application Questions- A converter has three independent series subsystems with reliabilities 0.98, 0.97 and 0.99 over a mission. Calculate system reliability and explain the limitations of the independence assumption.
- A 1.5 mF capacitor is charged to 800 V and discharged through a 20 kΩ resistor. Calculate initial stored energy, time constant and ideal voltage after five time constants. Discuss resistor pulse-rating requirements.
- A wide-bandgap inverter passes conducted-emission limits but fails radiated-emission and motor-cable immunity tests. Propose a prioritized investigation using parasitic inductance, common-mode capacitance, gate-drive layout and filter interaction.
Multiple Choice Questions with AnswersQuestion 1For a non-repairable item with constant failure rate λ, which expression gives reliability at time t? A. R(t) = 1 − λt B. R(t) = e^(−λt) C. R(t) = λ/t D. R(t) = e^(λt) Correct Answer: B. R(t) = e^(−λt) Question 2For two independent components in series, the system reliability is: A. The sum of component reliabilities B. The larger component reliability C. The product of component reliabilities D. One minus the product of component reliabilities Correct Answer: C. The product of component reliabilities Question 3Which mechanism most directly produces voltage overshoot from parasitic inductance? A. V = IR B. V_L = L_p(di/dt) C. E = ½CV² D. P = VI Correct Answer: B. V_L = L_p(di/dt) Question 4A 2 mF capacitor charged to 100 V stores approximately: A. 0.01 J B. 0.1 J C. 10 J D. 200 J Correct Answer: C. 10 J Question 5Which EMC current is commonly associated with parasitic capacitance from a switching heat sink to chassis? A. Common-mode current B. Purely resistive current C. Magnetizing current only D. Short-circuit current Correct Answer: A. Common-mode current Question 6Creepage is measured: A. Through the insulating material volume B. Along the surface of an insulating material C. Only between two grounded conductors D. Only inside a semiconductor package Correct Answer: B. Along the surface of an insulating material Question 7The primary purpose of protective bonding is to: A. Increase switching frequency B. Reduce semiconductor conduction loss C. Maintain accessible conductive parts near earth potential during faults D. Replace all insulation barriers Correct Answer: C. Maintain accessible conductive parts near earth potential during faults Question 8Which method is primarily a top-down analysis? A. FMEA B. Fault-tree analysis C. Quality inspection D. Thermal imaging Correct Answer: B. Fault-tree analysis Question 9A discharge circuit has R = 10 kΩ and C = 2 mF. Its ideal time constant is: A. 0.002 s B. 2 s C. 20 s D. 200 s Correct Answer: C. 20 s Question 10Why can a larger heatsink affect EMC performance? A. It always eliminates common-mode current B. It can increase parasitic capacitance to chassis C. It removes the need for filtering D. It prevents all thermal cycling Correct Answer: B. It can increase parasitic capacitance to chassis
|